MediaTek Dimensity 9500s Addresses Google Tensor G5 Chip’s Key Weakness with Innovative Solutions

In the realm of chip design, adopting unconventional strategies can effectively address the limitations inherent in specific architectures. The latest Dimensity 9500s chip from MediaTek serves as a prime example of this innovative vs.conventional approach.

MediaTek has made significant strides in innovation recently, distinguishing itself in a crowded market. Notably, the company was the pioneer in eliminating efficiency cores to enhance performance. Now, with the Dimensity 9500s, it has turned the spotlight back on older processor cores through a unique strategic approach.

Comparing the Dimensity 9500s Architecture with Qualcomm’s Snapdragon 8 Gen 5

The Dimensity 9500s System on a Chip (SoC) is characterized by its all-big-core CPU architecture, which includes:

1x ARM Cortex-X925 up to 3.73GHz featuring a 2MB L2 cache
3x ARM Cortex-X4 with 1MB L2 cache each
4x ARM Cortex-A720, equipped with a 512KB L2 cache

Graphics Processing Unit (GPU):

Immortalis-G925 MP12 GPU with ray tracing capabilities

Additional Specifications:

Fabrication using TSMC’s 3nm (N3E) node
Integrated MediaTek NPU with agentic AI functionalities
High-performance LPDDR5x RAM
Storage technology featuring UFS 4 + MCQ

In contrast, here’s an overview of Qualcomm’s Snapdragon 8 Gen 5 architecture:

CPU Configuration:

2x high-performance third-generation Oryon cores at 3.80GHz
6x medium-performance third-generation Oryon cores clocked at 3.32GHz

GPU Details:

Adreno 840, also with ray tracing support

Other Specifications:

Manufactured using TSMC’s 3nm (N3P) process node
Qualcomm’s Hexagon NPU featuring agentic AI support
Utilization of LPDDR5x RAM
UFS 4.1 storage technology

MediaTek’s Response to the Google Tensor G5’s Limitations

Recent analysis indicates that a notable performance gap exists between MediaTek’s Dimensity 9500 chip and Google’s Tensor G5 SoC, largely because MediaTek embraced ARM’s latest core designs, while Google opted for ARM’s more dated cores, now more than two and a half years old.

The Dimensity 9500s has taken a surprising approach by reintroducing CPU cores that are at least a generation behind those in the original Dimensity 9500 chip. It’s widely recognized that newer cores typically deliver superior performance and efficiency.

However, demonstrating an unconventional strategy, MediaTek has incorporated an exceptional 19MB of CPU cache in the Dimensity 9500s, alongside an L3 cache of 12MB and a System Level Cache (SLC) of 10MB. In comparison, the Snapdragon 8 Gen 5 is configured with an L3 cache of 6MB and a 30MB SLC.

The CPU cache plays a crucial role by bridging the processor cores and relatively slower RAM, allowing the most frequently accessed data to be stored on-die. This configuration minimizes latency and reduces power consumption associated with RAM data retrieval.

As we await benchmark results for the Dimensity 9500s, the impact of its substantial CPU cache on performance and efficiency is particularly intriguing. Should this strategy prove effective, MediaTek may influence other chip designers to reconsider the use of older CPU cores to combat expected DRAM cost increases, especially for their mid-range offerings.

Source&Images