Apple iPhone 18 to Feature A20 Chip Using TSMC’s 3nm N3P Process with Advanced Packaging Innovations

Recent reports reveal that Taiwan Semiconductor Manufacturing Company (TSMC) is making significant strides with its 2nm technology node, boasting an impressive yield of 60% during trial production. However, despite this progress, there are indications that major clients, such as Apple, may not adopt this cutting-edge technology immediately. It appears that Apple plans to continue using TSMC’s 3nm N3P process for its upcoming A20 chip, set to debut alongside the iPhone 18 series in late 2026.

The tech giant is anticipated to unveil the A19 and A19 Pro chips for the iPhone 17 lineup later this year, both of which are expected to be mass-produced using TSMC’s third-generation 3nm technology. While the A19, A19 Pro, and A20 will utilize the same lithography process, there are suggestions that Apple may incorporate a new packaging approach to gain some performance advantages. It seems that even industry titans are cautious about jumping into cutting-edge manufacturing processes due to the substantial costs associated with wafer production, indicating that a shift to newer technologies may take some time.

Exploring Advanced Packaging: TSMC’s CoWoS for Apple’s A20

Apple is reportedly investigating various advanced packaging technologies to optimize the performance and energy efficiency of its chipsets. The increasing wafer costs as TSMC advances its production capabilities mean that companies like Apple need to find creative solutions to maintain a competitive edge while sticking with the 3nm N3P node.

According to insights from investment firm GF Securities, highlighted by MacRumors, the upcoming A20 chip may utilize TSMC’s Chip-on-Wafer-on-Substrate (CoWoS) packaging technology. This innovative approach enables the integration of multiple chip components, including performance and efficiency cores, Neural Engine, GPU clusters, and cache, into a more compact form factor.

By leveraging TSMC’s CoWoS technology, Apple can optimize the spatial arrangement of these components, which not only conserves valuable space but also enhances overall efficiency. This packaging method can improve performance by shortening signal paths and increasing data transfer rates. Additionally, Apple is considering TSMC’s Small Outline Integrated Circuit Molding-Horizontal (SoIC-MH) packaging for its higher-end M5 System on Chip (SoC), signaling a strategic shift towards advanced packaging solutions rather than solely relying on new manufacturing processes.

Source & Images