PCI-SIG Releases PCIe 8.0 Specification Version 0.3 for Members

The PCI Express 8.0 standard promises to deliver extraordinary bandwidth capabilities, designed primarily for advanced computing applications rather than consumer use.

PCI-SIG Unveils Specifications Draft for PCIe 8.0: Set to Provide 8x Bandwidth Compared to PCIe 5.0

Recently, the PCI Special Interest Group (PCI-SIG) announced that the PCIe 8.0 has achieved a significant milestone with the release of its specification draft version 0.3. This new draft reveals that PCIe 8.0 will support a staggering 256 GT/s raw bit rate, translating to a maximum bandwidth of up to 1.0 TB/s in both directions. This initial draft is now accessible to member companies, as detailed in a recent PCI-SIG press release.

PCIe 8.0, which is set to replace the PCIe 7.0 standard, doubles the bandwidth compared to its predecessor, increasing from 128 GT/s to an impressive 256 GT/s. This milestone marks the first time a PCIe standard reaches a total bandwidth of 1 TB/s, outpacing the existing PCIe 5.0, which is already utilized widely across various motherboard models. However, it’s essential to note that PCIe 8.0 is not intended for everyday consumers; rather, it is tailored for applications requiring intense computational power, such as artificial intelligence, quantum computing, and other cutting-edge technologies.

For typical users, PCIe 4.0 and 5.0 standards remain highly functional. In fact, the most advanced graphics cards currently available do not fully exploit the potential bandwidth of PCIe 5.0. Experts anticipate that PCIe 6.0 will only become standard in mainstream devices post-2030, as manufacturers have shown little urgency to adopt newer PCI Express specifications. That said, PCIe 6.0 is expected to gain traction in enterprise markets shortly, with Silicon Motion recently introducing one of the first PCIe 6.0 SSD controllers.

Table comparing PCIe speeds from version 1.x to 8.x, with lanes ranging from x1 to x16. — Comparison of PCIe Standards

Earlier this year, PCIe 7.0 was introduced, paving the way for PCIe 8.0, which is projected for release by 2028. Among its key attributes, PCIe 8.0 will incorporate Signal Technology, leveraging Pulse Amplitude Modulation 4-level (PAM4) signaling—a feature shared with PCIe 6.0 and 7.0. Designed with future technologies in mind, PCIe 8.0 aims to support emerging fields like AI, machine learning, high-speed networking, edge computing, and quantum computing. This specification responds aptly to the increasing demands associated with sophisticated computing tasks.

Moreover, PCI-SIG is actively investigating new connector technologies and interconnect solutions to facilitate such high-speed fluctuations. The introduction of PCIe 8.0 aligns with PCI-SIG’s consistent approach of doubling bandwidth approximately every three years.

Key Objectives of the PCIe 8.0 Specification:

Achieving a raw bit rate of 256.0 GT/s and a maximum bi-directional bandwidth of 1.0 TB/s through an x16 configuration.
Examining new connector technologies.
Ensuring latency and Forward Error Correction (FEC) targets are met.
Establishing reliability goals.
Maintaining backward compatibility with previous PCIe generations.
Enhancing protocols to optimize bandwidth efficiency.
Focusing on power reduction techniques.

For more detailed information, visit the PCI SIG Blog.

Source & Images